View of Analytical threshold voltage and drain-induced barrier lowering models of elliptic junctionless Gate-All-Around FET

Return to Article Details Analytical threshold voltage and drain-induced barrier lowering models of elliptic junctionless Gate-All-Around FET Download Download PDF