1.Jung H. Analytical threshold voltage and drain-induced barrier lowering models of elliptic junctionless Gate-All-Around FET . Vietnam J. Sci. Technol. [Internet]. 2025 Dec. 12 [cited 2026 Jan. 9];63(6):1192-204. Available from: https://vjs.ac.vn/jst/article/view/20573