Jung, Hakkee. “Analytical Threshold Voltage and Drain-Induced Barrier Lowering Models of Elliptic Junctionless Gate-All-Around FET ”. <i>Vietnam Journal of Science and Technology</i> 63, no. 6 (December 12, 2025): 1192–1204. Accessed January 9, 2026. https://vjs.ac.vn/jst/article/view/20573.