[1]H. Jung, “Analytical threshold voltage and drain-induced barrier lowering models of elliptic junctionless Gate-All-Around FET ”, <i>Vietnam J. Sci. Technol.</i>, vol. 63, no. 6, pp. 1192–1204, Dec. 2025.