(1)Jung, H. Analytical Threshold Voltage and Drain-Induced Barrier Lowering Models of Elliptic Junctionless Gate-All-Around FET . <i>Vietnam J. Sci. Technol.</i> <b>2025</b>, <i>63</i>, 1192-1204.