[1]Jung, H. 2025. Analytical threshold voltage and drain-induced barrier lowering models of elliptic junctionless Gate-All-Around FET . Vietnam Journal of Science and Technology. 63, 6 (Dec. 2025), 1192–1204. DOI:https://doi.org/10.15625/2525-2518/20573.